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Room temperature gate leakage current measurements as a function of gate bias voltage are reported for different AlGaN/GaN high electron mobility transistors and interpreted in terms of space charge limited flow in the presence of shallow traps through very small area conductive leakage paths already present or formed under electrical stress in the gate stack device area. Transport parameters for electrons following these paths are extracted, and the observation of gate electron velocity saturation in stressed devices indicates that newly created leakage paths form predominantly in high electric field gate edge regions. V C 2012 American Institute of Physics.
[http://dx.doi.org/10.1063/1.4724207] AlGaN/GaN transistors are typically grown on non-native substrates like Silicon, SiC, or Sapphire which demonstrate excessive gate leakage currents. Due to a large lattice mismatch between the substrate and GaN, intrinsic defects are generated during the epitaxial growth process which affects the channel and gate leakage currents. Large gate leakage currents in these devices present a big technology challenge which needs to be addressed for developing more reliable GaN high electron mobility transistors (HEMTs). Recent research efforts in this area have been focused on improving the reliability of the gate stack by employing different gate metals 1 (Pt), barrier composition/ materials (AlInN), 2 and gate structure optimizations 3 (L-shaped or mushroom shaped). To develop high quality gate contacts for these transistors, it is imperative to gain a deeper understanding of the gate leakage charge transport mechanisms. At gate voltages above the device threshold voltage pure tunneling based mechanisms like direct and Fowler-Nordheim (FN) tunneling predict much lower currents than experimentally observed in these devices. 4 This has led to an increased focus on trap mediated current transport mechanisms viz. elastic trap assisted tunneling (TAT), 4 Poole-Frenkel (PF) emission, 5 and variable range hopping (VRH). 6 Many of these models make assumptions which are difficult to interpret physically like very low effective masses for tunneling or very low trap activation energies for PF emission. On the other hand, there is enough experimental and theoretical evidence which point to the existence of localized current leakage pathways in AlGaN/GaN structures associated to threading dislocations which are formed during the epitaxial growth process. [7] [8] [9] [10] [11] Furthermore, failure mechanisms which affect the gate stack reliability like the inversepiezo electric effect also show very localized defect creation under the gate drain edge and large leakage current increase. 12, 13 In this work, the role of space charge limited gate leakage current transport through the localized dislocation channels in both unstressed and stressed GaN HEMTs is discussed. Physical parameters of these channels are extracted like the trap density, trap limited mobility, leakage path area, and the likely location under the gate for both stressed and unstressed devices. It is worth noting that some groups have demonstrated the existence of space charge limited current (SCLC) transport in GaN (Ref. 14) and AlGaN (Ref. 15 ) diodes but no such study exists for AlGaN/GaN HEMTs. Table I lists the device configuration features of the epitaxial AlGaN/GaN HEMTs investigated. The reverse bias gate currents of both unstressed and stressed devices were measured with a HP 4145B semiconductor parameter analyzer at room temperature with the source and drain grounded.
Three different types of stress protocols were used. The GaN-on-SiC (type A) devices went through a reverse gate voltage step-stress from À10 V to just beyond À29 V (jV GS j > 29 V) for device A1 and from À10 V to just beyond À22 V for device A3 with a À1 V/min increment for each step. V GS values of À29 and À22 V, respectively, were found to be the so-called critical voltages where a significant degradation of gate current occurs. 16 During the stress, the source and drain contacts were grounded and the gate stress voltages were always below the device threshold voltage. This type of stress is known to invoke the inverse piezoelectric failure mechanism stressing the gate-drain and gatesource edges. The GaN-on-Si device B1 went through a similar reverse gate voltage step-stress from À5 V to À20 V with À5 V step size of 10 min each. This device was stressed much below the critical voltage and no significant degradation of gate leakage current was observed. The GaN-on-Si device B2 was subjected to a forward gate voltage step stress from 1 V to 3 V with a voltage step size of 0.05 V. The stress duration at each bias point was 300 s. This type of stress invokes high forward currents through the gate Schottky diode producing significant self-heating and hot-carriers near the gate metal-semiconductor contact region. More details of this can be found in another paper. 17 Measured I G -V G curves show predominantly power law rather than exponential current voltage dependences as illustrated in Figure 1 for devices of configuration A. Device A1 is a 1 finger device which has undergone off-state stress a)
Author to whom correspondence should be addressed. Electronic mail: xvk013@ufl.edu. beyond the critical voltage. For V G < 0.2 V, the I G -V G slope is 1, which indicates an ohmic relationship. At the same time, the gate stack works as a capacitor to accumulate carriers inside the leakage path. When the gate bias increases until injected carriers exceed the number of electrons originally located in conductive path, the I G -V G slope increases to a value of 2 indicative for SCLC flow. Note that current is proportional to the product of charge and carrier velocity. The injected charge into the conductive path is equal to the product of path capacitance times voltage drop. Hence, when injected charge dominates and the carrier velocity is linear with the applied voltage at low fields then the current will show the observed quadratic voltage dependence. According to Mott and Gurney, 18 the overall current density is given by J ¼ (9/8) elV The curve labeled A2 in Figure 1 shows the measured I-V characteristic of an unstressed device of type A. This is a typical SCLC shallow trap case without velocity saturation. Below 0.09 V, it shows the ohmic region with slope 1. At 0.09 V, the injected current becomes dominant, so it goes into the SCLC mode. With more and more electrons being injected, the Fermi level moves upwards through the shallow trap energy level. Finally, the Fermi energy becomes higher than the trap energy, and the model switches to a SCLC deep trap case. Immediately after the traps are filled up by the injected electrons, a sudden rise in current is expected as it is observed at 2 V. Using again the well known results presented by Lampert, 21 the following electron density at equilibrium and trap information can be extracted, n 0 ¼ 1. , where p t,0 and N t are the density of empty traps at equilibrium and total trap density, respectively. Fig. 2 shows the measured I G -V G curves of a type B device before and after stress. The two sets of I G -V G curves are almost in parallel, which indicate similar carrier's behavior. Both of the curves can be modeled as shallow trap SCLC with velocity saturation. Similarly to what happens in device A1 the curves show ohmic and space charge limited regions. When the traps are being filled up with increasing gate voltage, a sudden increase in current is expected. However, in this device when the traps are all occupied, the electrical field inside the conductive path is big enough to saturate the electron velocity. The combination of this trap filling effect and velocity saturation, results in a current increase that is less steep than the one observed in device A2 where no carrier velocity saturation is present. Finally, when Vg increases further, the slope goes back to 1 due to velocity saturation. Table II summarizes the trap and transport parameters of the conductive gate leakage paths observed in the devices studied. These parameter values result from fitting the Ohmic and SCLC model equations and specifically domain crossover voltages to the measured data. Note that in some cases the extraction of data was limited by the number of domains that were observed. Note that where the effective area of the leakage current path can be determined it is in the range of 10 The path area calculated in this study is also consistent with reported capture cross-sections of extended defects in unstressed AlGaN and GaN devices determined from DLTS measurements. 22, 23 Atomic force microscopy (AFM) based studies performed on stressed devices have also reported similar cross-sectional areas of pits/grooves. 24 In Figure 2 , the IV curves before and after stress of device B2 are in parallel, and the parameters extracted out of the two curves are almost the same except for a significant increase in A eff after stress. This indicates that the increase in gate leakage current is caused by merely an expansion of the leakage path area due to the stress applied. The newly created conductive paths have similar trap related transport characteristics as those which originally existed in the unstressed device.
As Table I indicates, the devices we measured have similar barrier thicknesses. When measuring in the same gate voltage range, some of these devices (A1, A2, A3, B2) show velocity saturation in their I G -V G characteristics, while in others (A3, B1) no velocity saturation is observed. When a voltage is applied to the gate, the electrical field is almost uniform in the center of the gate. However, at the edge of the gate, there is an electrical field peak a few times larger than the field in the center. 16 (Edge effects were neglected in the parameter extraction for Table II .) This may explain what we observed for velocity saturation. In some devices, the leakage paths are close to the edge, where there is a large electrical field pushing the electrons into velocity saturation, while in other devices leakage paths are present or created in lower gate field regions.
Among all the stressed devices (except B1 where the leakage current after stress does not significant change, thus no clear expansion of leakage path area occurs), velocity saturation was observed, indicating the paths are located in an area where the gate electrical field is high thus most likely along the gate edges. For the unstressed devices, some show velocity saturation, and some do not. Hence, the gate leakage paths of unstressed devices seem to be distributed throughout the gate stack. When stress is applied to the devices, however, new gate leakage paths towards the high field edge sides of the gate stack with similar trap properties are created.
In summary, the gate leakage current measurements reported in this paper clearly show evidence of space charge limited flow in the presence of shallow traps through very small area conductive paths. This is not to say that tunneling assisted transport through other sections of the gate stack does not take place. However, the scattering limited space charge limited flow dominates the DC characteristics. It has been shown that leakage paths already exists in as made, virgin devices but that electrical stress applied to the gate stack leads to the formation of new gate leakage paths in high field regions of the gate stack. 
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